| FORM PTO- | Department of Com | merce | Attorney Docket No. 1406/153 | | | Serial No. 10/615,100 | | | | | |
|--|-------------------|--|------------------------------|-------------|-----------------------------|----------------------------------|----------|-------------------------------|--|--|--|
| | | | | | | | | | | | |
| List of Docum | nents Cite | d by Applicant | | | | | | | | | |
| OIL REAL | | | | | Applicant(s): Mario Traeber | | | | | | |
| AUG 1 8 2003 | | | | | Filing Date: July 8, 2003 | | | Group | | | |
| U.S. PATENT DOCUMENTS | | | | | | | | | | | |
| Examiner Initial | | Document Number | Date | Name | | Class | Subclass | Filing date if Appropriate | | | |
| AD | 1. | 6,209,109 | 03/27/2001 | Hori et al. | | | | <u> </u> | | | |
| | | | | | | | | | | | |
| FOREIGN PATENT DOCUMENTS | | | | | | | | | | | |
| | | Document | Date | C | ountry | Name of Patentee or Applicant | | Translation | | | |
| | | Number | | | | | | Yes No | | | |
| Ab | 2. | 197 42 958 A1 | 04/29/1999 | Germa | ny | Siemens AG | | No | | | |
| Da. | 3. | 2000 059 238 | 02/25/2000 | Japan | | Mitsubishi Electric Corp. | | Yes | | | |
| | | | | | | | | (Abstract Only) | | | |
| OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) | | | | | | | | | | | |
| AS | 4. | Shafiee, H. et al., "A Reduced-Complexity Trellis Search Decoding Algorithm for Extended Class IV Partial Response Systems," IEEE International Conference on Communications, Vol. 4, pp. 120-124 (June 14, 1992). | | | | | | | | | |
| ₽ | 5, | Shieh, Ming-Der et al., "Efficient Management of In-Place Path Metric Update And Its Implementation for Viterbi Decoders," IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 449-452 (May 31, 1998). | | | | | | | | | |
| 10 | 6. | Shung, C. Bernard et al., "VLSI Architectures for Metric Normalization in the Viterbi Algorithm," IEEE International Conference on Communications, Vol. 4, pp. 1723-1728 (April 15, 1990). | | | | | | | | | |
| AD | 7. | Tsui, Chi-ying et al., "Low Power ACS Unit Design for the Viterbi Decoder," IEEE International Symposium on Circuits and Systems, pp. 137-140 (May 30, 1999). | | | | | | | | | |

| | 660 - 6 | | . / . | 1- / | |
|-----------------|----------|-----------------|-------|------|--|
| EXAMINER | 1000 one | DATE CONSIDERED | 9131 | 2006 | |
| | | | | | |

*Examiner Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.